Commit 574f2f7c authored by Zhuoyu Zhang's avatar Zhuoyu Zhang
Browse files

Upload New File

parent 14252d70
module full_adder(a, b, s, co);
input [21:0] a;
input [21:0] b;
output reg [21:0] s;
output reg co;
always @*
begin
{co, s}=a+b;
end
endmodule // full_adder
\ No newline at end of file
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment