Skip to content
GitLab
Projects
Groups
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Sign in / Register
Toggle navigation
Menu
Open sidebar
Zhuoyu Zhang
DigitalSystemLabs
Commits
574f2f7c
Commit
574f2f7c
authored
May 16, 2023
by
Zhuoyu Zhang
Browse files
Upload New File
parent
14252d70
Changes
1
Hide whitespace changes
Inline
Side-by-side
lab_15/src/full_adder.v
0 → 100644
View file @
574f2f7c
module
full_adder
(
a
,
b
,
s
,
co
);
input
[
21
:
0
]
a
;
input
[
21
:
0
]
b
;
output
reg
[
21
:
0
]
s
;
output
reg
co
;
always
@*
begin
{
co
,
s
}=
a
+
b
;
end
endmodule
// full_adder
\ No newline at end of file
Write
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment